



vGenerator



The vGenerator EDA tool generates and customizes reliable synchronization solutions for each interface and each clock domain crossing.

- Guides the user through the requirement specification
- Supports different interface protocols
- Generates multiple reliable synchronization solutions and suggests the preferred one
- Generates simulation models for the chosen solution
- Generates synthesis constraints
- Contains rich IP data base with different synchronization solutions: point-to-point, vNoC, Reset synchronization, Clock gating and switching
- Supports different operating conditions
- Supports multiple FPGA design flows:
 - Xilinx (ISE and Synplify)
 - Altera (Quartus II and Synplify)
 - Lattice (ispLEVER)
 - Actel (Libero)
- Supports multiple ASIC design flows:
 - Synopsys (DC)
 - Can be tuned for a specific ASIC technology

vChecker



The vChecker EDA tool analyzes a design for synchronization failures

- Applied at Register Transfer Level (RTL) and/or at Gate Level (GL) (pre- and post-synthesis)
- Supports VHDL, Verilog and SystemVerilog
- Guides the user through the entire analysis process
- Identifies clock domain crossings
- Classifies clock domain crossing into two groups of correctly and incorrectly synchronized crossings
- Identifies well-known synchronizers
- Identifies and verifies Vendor (Altera/Synopsys/Xilinx) synchronizers
- Identifies synchronizers generated by vGenerator
- Identifies and verifies asynchronous resets
- Grades design reliability
- Suggests correct solutions for identified incorrect clock domain crossings (a link to vGenerator)
- Supports different operating conditions
- Has a graphical interface for clock domain crossing exploration
- Directly links to the RTL code through built in text editor

Synchronization failures are a common pitfall in multiple clock domain designs. These bugs are hard to fix, because the failures are often intermittent and hard to catch. Fixing such bugs in FPGA may take weeks of debugging, and they may be impossible to catch in ASIC prior to fabrication.

vSync Circuits, Ltd., delivers a twofold solution to this problem. The vGenerator tool provides the necessary fool-proof synchronizer customized for each interface and each clock domain crossing. The vChecker tool verifies the complete design statically, hunting for trouble and assessing expected reliability.

Unlike typical clock domain crossing (CDC) verification tools, the vSync suite focuses on providing the correct solutions, rather than merely pointing at the problems.

vSync Circuits, Ltd.
45 Avital st., Yokneam Illit,
20692 Israel,
Tel: +972-54-4248169,
Fax: +972-77-5411279,
www.vsyncc.com
reuven@vsyncc.com

vSync CDC Design & Verification Flow:

